

## CG65012CAD

### Description

- GaN enhancement mode power switch
- $R_{DS(on)}$  Typ. 10 m $\Omega$
- Ultra-low FOM
- Simple gate drive requirements (0 V to 6 V)
- Fast and controllable fall and rise times
- Reverse current capability
- Dual gate pads for optimal module layout
- Zero reverse recovery loss

### Applications

- On Board Chargers
- Traction Drive
- Bridgeless Totem Pole PFC
- AC-DC Converters
- DC-DC Converters
- Inverters
- Solar Inverters
- Energy Storage Systems
- Uninterruptable Power Supplies
- Industrial Motor Drives

**Table 1 Key Performance Parameters at  $T_j = 25\text{ }^\circ\text{C}$**

| Parameters            | Values       | Units         |
|-----------------------|--------------|---------------|
| $V_{DS, max}$         | 650          | V             |
| $I_D$ (Note 1)        | -            | A             |
| $R_{DS(on)}$ (Note 2) | 10           | m $\Omega$    |
| Die Size              | 13.29 x 6.32 | mm x mm       |
| Die Thickness         | 300          | $\mu\text{m}$ |

1) Performance will vary based on assembly technique and substrate of choice

2) Defined by chip design. Die is not tested to full current in production.

### Absolute Maximum Ratings (TSUBSTRATE = 25 °C except as noted)

| Parameter  | Symbol              | Value       | Unit             |
|--|---------------------|-------------|------------------|
| Operating Junction Temperature   | $T_J$               | -55 to +150 | $^\circ\text{C}$ |
| Storage Temperature Range  | $T_S$               | -55 to +150 | $^\circ\text{C}$ |
| Drain-to-Source Voltage  | $V_{DS}$            | 650         | V                |
| Transient Drain to Source Voltage (Note 3)                             | $V_{DS(transient)}$ | 850         | V                |
| Gate-to-Source Voltage   | $V_{GS}$            | -5 to +7    | V                |
| Gate-to-Source Voltage - transient (Note 3)                            | $V_{GS(transient)}$ | -20 to +10  | V                |
| Continuous Drain Current $T_{SUB} = 25\text{ }^\circ\text{C}$ (Note 4) | $I_{DS}$            | -           | A                |

3) For  $< 100\text{ }\mu\text{s}$

4) Performance will vary based on assembly technique and substrate of choice

**Table 2 Ordering Information**

| Part number | Ordering code | Packing method |
|-------------|---------------|----------------|
| CG65012CAD  | CG65012CAD    |                |

## Electrical Characteristics at Wafer Level

Typical values at  $T_J = 25\text{ }^\circ\text{C}$ ,  $V_{GS} = 6\text{ V}$  unless otherwise noted.

| Parameter                                    | Sym.          | Min. | Typ. | Max. | Unit          | Conditions   |
|--|---------------|------|------|------|---------------|--|
| Drain-source voltage                         | $V_{DS, max}$ | 650  |      |      | V             | $V_{GS} = 0\text{ V}$ , $I_{DSS} < 100\text{ }\mu\text{A}$                         |
| Drain-to-Source on-state resistance (Note 5) | $R_{DS(on)}$  |      | 10   | 12   | m $\Omega$    | $V_{GS} = 6\text{ V}$ , $T_J = 25\text{ }^\circ\text{C}$ , $I_{DS} = 20\text{ A}$  |
|  |               |      | 25   |      |               | $V_{GS} = 6\text{ V}$ , $T_J = 150\text{ }^\circ\text{C}$ , $I_{DS} = 20\text{ A}$ |
| Gate threshold voltage                       | $V_{GS(TH)}$  | 1.1  | 1.7  | 2.6  | V             | $V_{DS} = V_{GS}$ , $I_D = 30\text{ mA}$   |
| Drain-to-Source leakage current              | $I_{DSS}$     |      | 2    |      | $\mu\text{A}$ | $V_{DS} = 650\text{ V}$ , $V_{GS} = 0\text{ V}$                                    |
| Gate-to-Source leakage current               | $I_{GSS}$     |      | 150  |      | $\mu\text{A}$ | $V_{GS} = 6\text{ V}$ , $V_{DS} = 0\text{ V}$                                      |
| Input capacitance                            | $C_{iss}$     |      | 1000 |      | pF            | $V_{DS} = 400\text{ V}$<br>$V_{GS} = 0\text{ V}$<br>$f = 100\text{ kHz}$           |
| Output capacitance                           | $C_{oss}$     |      | 256  |      | pF            |  |
| Reverse transfer capacitance                 | $C_{rss}$     |      | 3    |      | pF            |  |
| Gate charge                                  | $Q_G$         |      | 28   |      | nC            | $V_{GS} = 0\text{ to }6\text{ V}$ , $V_{DS} = 400\text{ V}$                        |
| Gate-to-Source Charge                        | $Q_{GS}$      |      | 7.6  |      | nC            |  |
| Gate-to-Drain Charge                         | $Q_{GD}$      |      | 8    |      | nC            |  |
| Output charge                                | $Q_{OSS}$     |      | 255  |      | nC            | $V_{GS} = 0\text{ V}$ , $V_{DS} = 400\text{ V}$                                    |
| Reverse recovery charge                      | $Q_{RR}$      |      | 0    |      | nC            |  |

5) Defined by chip design. Die is not tested to full current in production.

## Dimensions

There are two Die Bonding Pad Drawing as below.




Figure 1 Die Bonding Pad Drawing-1 (Split Source)




Figure 2 Die Bonding Pad Drawing-2

Top pad is metallized by Cu/Ni/Au with thickness of 10/3/1 μm.  
Backside metallization is Al/Ti/NiV/Au with thickness of 0.2/0.1/0.35/0.1 μm.