

High-Performance 650-V GaN Transistor with Integrated Gate Driver

Description

The CGC02102 is a high-performance and highly reliable 650-V enhancement-mode GaN transistor with integrated gate driver, optimized for high-frequency power conversion circuits.


The power GaN transistors in CGC02102, have 650-V drain-source blocking voltage and typical $R_{DS(ON)}$ of 50 mΩ.

The CGC02102 features wide logic input range with hysteresis, compatible to traditional Si-based controller. Also, CGC02102 features wide power supply range of 10 ~ 18 V. The gate drive voltage VDD of 6V is stably provided by internal LDO, making an easier circuit design.

The integrated under-voltage lock-out (UVLO) protection feature is provided drivers to prevent GaN transistors from operating in low efficiency or dangerous conditions.

The independent SGND and PGND design can make sure a reliable logic input signal and a clean gate driving loop.

The device operates in the industrial temperature ranging from -40°C to 125°C. The device is available in a compact 8 x 8 mm QFN package for a minimized parasitic inductance.




Features

- GaN transistors with integrated gate drive
- 850V transient voltage rating
- 650 V continuous voltage rating
- Zero reverse recovery charge
- Typ./Max. $R_{DS(ON)} = 50/65 \text{ m}\Omega$
- Wide logic input range with hysteresis
- Wide power supply range (10 V ~ 18 V)
- Internal 6-V LDO for stable gate drive voltage
- Independent SGND and PGND design
- Programmable turn-on dV/dt
- UVLO protection
- ESD protection of 2 kV (HBM), 1 kV (CDM)
- Up to 1 MHz operation
- 8 x 8 mm footprint with large cooling pad
- Minimized package inductance

Typical applications

- AC-DC, DC-DC, DC-AC
- Totem pole PFC, LLC
- Mobile fast-chargers, adapters
- LED lighting, Class-D audio
- Solar micro-inverters
- TV / monitor, wireless power
- Server, telecom & networking SMPS
- Uninterruptable power supplies (UPS)
- Energy storage systems
- Industrial motor drives

Pin configuration and functions



Package Top View

Pin #	Name	I/O	Description
21~25,28,29	Drain	P	Drain of GaN transistor. MUST connect these drain pads together during PCB design. DON'T split them.
8~17, 19~20, 26	NC	NC	Not connected
1	VDD	I	6V LDO output. This pin provides power to driving stage. Locally bypass this pin to PGND with a ceramic capacitor.
2	VCC	P	Gate driver supply voltage. Locally bypass this pin to SGND with a ceramic capacitor.
3	SGND	G	Logic ground
4	PWM	I	PWM signal logic input
5	OUT+	-	Gate driver turn-on slew-rate set pin (using R_{gon})
6	OUT-	-	Gate driver turn-on slew-rate set pin (using R_{gon})
7	PGND	G	Gate driver ground. Internally connected to Source
18,27	Source	O, G	Source of GaN transistor

I = Input, O = Output, P = Power, G = Ground, NC = No Connect

Ordering information

Ordering Code	Package	Marking	Packing
CGC02102	QFN8*8	CGC02102	Reel

Table of Contents

General description.....	1
Features.....	1
Typical applications.....	1
Pin configuration and functions.....	2
Ordering information.....	2
Table of contents.....	3
1 Absolute maximum ratings.....	4
2 Recommended operating conditions.....	4
3 Thermal characteristics.....	4
4 Electrical characteristics.....	5
5 Block diagram.....	6
6 Switching waveforms.....	6
7 Electrical characteristics diagrams.....	7
8 Package outlines.....	10
9 Reel information.....	11
10 Revision history.....	12

1 Absolute maximum ratings

Over operating free-air temperature range (unless otherwise noted). Stresses beyond those listed under *Absolute maximum ratings* may cause permanent damage to the device.

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Drain-source voltage	V _{DS} , max	-	-	650	V	V _{GS} = 0 V, I _D = 10 μA
Drain-source voltage transient ¹	V _{DS} , transient	-	-	850	V	V _{GS} = 0 V, V _{DS} = 850 V
V _{CC} -SGND voltage	V _{CC}	-0.3	-	24	V	
V _{DD} -PGND voltage	V _{DD}	-0.3	-	7	V	
SGND-PGND voltage	V _{SP}	-5	-	5	V	
Continuous current, drain-source	I _D	-	-	30	A	T _c = 25 °C
Pulsed current, drain-source ²	I _D , pulse	-	-	60	A	T _c = 25 °C
Pulsed current, drain-source ²	I _D , pulse	-	-	25	A	T _c = 125 °C
Operating temperature	T _j	-40	-	125	°C	
Storage temperature	T _{stg}	-55	-	150	°C	

Notes

1. V_{DS}, transient is intended for surge rating during non-repetitive events, t_{pulse} < 1 μs.

2. Pulse width = 10 μs.

2 Recommended operating conditions

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
V _{CC} -SGND voltage	V _{CC}	10	-	18	V	
PWM input pin voltage	V _{PWM}	0	-	18	V	
Junction temperature	T _j	-40	-	+125	°C	
Ambient temperature	T _a	-40	-	+125	°C	

3 Thermal characteristics

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Thermal resistance, junction-case	R _{thJC}	-	-	0.9	°C/W	
Reflow soldering temperature	T _{sold}	-	-	260	°C	MSL3

4 Electrical characteristics

Typical values represent the most likely parametric norm at $T_j = 25^\circ\text{C}$, and are provided for reference purposes only. Unless otherwise specified, $V_{CC} = 12 \text{ V}$


Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
V_{CC} Supply Characteristics						
V _{CC} quiescent current	I _{QCC}	-	0.74	-	mA	$V_{PWM} = 0 \text{ V}$
V _{CC} operating current	I _{QCC-SW}	-	2	-	mA	$f_{sw} = 500 \text{ kHz}; V_{DS} = \text{open}$
V _{CC} UVLO rising threshold	V _{CC-ON}	8.1	8.4	8.8	V	
V _{CC} UVLO falling threshold	V _{CC-OFF}	7.5	7.8	8.1	V	
V _{CC} UVLO hysteresis	V _{CC-HYS}	0.4	0.6	-	V	
Low-side logic input Characteristics						
Input pin pull-down resistance	R _{PWM-PD}	-	200	-	kΩ	
Input pin high logic bias current	I _{PWM-H}	-	20	-	μA	
Input logic high threshold (rising edge)	V _{PWMH}	1.7	2.1	2.5	V	
Input logic low threshold (falling edge)	V _{PWML}	0.9	1.2	1.5	V	
Input logic hysteresis	V _{I-HYS}	0.8	0.9	-	V	
Turn-on propagation delay	T _{ON}	-	8.5		ns	$V_{DS} = 400 \text{ V}, I_D = 15 \text{ A}, L = 90 \mu\text{H}, R_{gon} = 10 \Omega$
Turn-off propagation delay	T _{OFF}	-	10.7		ns	
Drain rise time	T _R	-	6.4	-	ns	
Drain fall time	T _F	-	5.9	-	ns	
Switching Characteristics						
Switching frequency	f _{sw}	-	-	1	MHz	
Pulse width	T _{PW}	0.02	-	1000	μs	
GaN FET Characteristics						
Drain-source leakage current	I _{DSS}	-	-	55	μA	$V_{DS} = 650 \text{ V}; V_{PWM} = 0; T_j = 25^\circ\text{C}$
		-	100	-		$V_{DS} = 650 \text{ V}; V_{PWM} = 0; T_j = 125^\circ\text{C}$
Drain-source on-state resistance	R _{DS(on)}	-	50	65	mΩ	$V_{PWM} = 12 \text{ V}; I_D = 9 \text{ A}; T_j = 25^\circ\text{C}$
		-	110	-	mΩ	$V_{PWM} = 12 \text{ V}; I_D = 9 \text{ A}; T_j = 125^\circ\text{C}$
Source-drain reverse voltage	V _{SD}	-	2.9	-	V	$V_{PWM} = 0 \text{ V}; I_{SD} = 15 \text{ A}$
Output charge	Q _{oss}	-	60	-	nC	$V_{PWM} = 0 \text{ V}; V_{DS} = 0 \text{ to } 400 \text{ V}$
Reverse recovery charge	Q _{rr}	-	0	-	nC	$I_{SD} = 15 \text{ A}; V_{DS} = 400 \text{ V}$
Output capacitance	C _{oss}	-	60	-	pF	$V_{PWM} = 0 \text{ V}; V_{DS} = 400 \text{ V}; f = 1 \text{ MHz}$
Effective output capacitance, energy related ¹	C _{o(er)}	-	102	-	pF	$V_{PWM} = 0 \text{ V}; V_{DS} = 0 \text{ to } 400 \text{ V}$
Effective output capacitance, time related ²	C _{o(tr)}	-	151	-	pF	$V_{PWM} = 0 \text{ V}; V_{DS} = 0 \text{ to } 400 \text{ V}$

Notes


1. C_{o(er)} is the fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 400 V.

2. C_{o(tr)} is the fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 400 V.


5 Block diagram



6 Switching waveforms




Inductive-load switching circuit





Propagation delay and rise/fall time definitions

7 Electrical characteristics diagrams


at $T_j = 25^\circ\text{C}$, unless otherwise noted.








8 Package outlines




Row	Description	Example
Row 1	Device name	CGXXXXXXXXX
Row 2	Batch No.	XXXXXXX
Row 3	Year & Week	YXWX

	MIN	MID	MAX
A	0.75	0.85	0.95
A1	0.00	0.02	0.05
b	0.20	0.25	0.30
c	0.203REF		
D	7.90	8.00	8.10
D1	6.30	6.40	6.50
D2	1.50	1.60	1.70
D3	2.90	3.00	3.10
E	7.90	8.00	8.10
E1	3.05	3.15	3.25
E2	2.50	2.60	2.70
E3	0.80	0.90	1.00
e	0.65BSC		
L	0.30	0.40	0.50

9 Reel information



SYMBOL	DIMENSION	SYMBOL	DIMENSION
W	16.00 ± 0.30	10P0	40.00 ± 0.20
E	1.75 ± 0.10	P1	12.00 ± 0.10
F	7.50 ± 0.10	A0	8.30 ± 0.10
D0	1.50 ± 0.10	B0	8.30 ± 0.10
D1	1.50 ± 0.10	K0	1.10 ± 0.10
P0	4.00 ± 0.10	t	0.30 ± 0.05
P2	2.00 ± 0.10		



10 Revision history

Major changes since the last revision

Revision	Date	Description of changes
1.0	2024-6-1	1.0 version release