

High-Performance 100-V GaN Transistor with Integrated Gate Driver

General description

The CGR1101 is a high-performance and highly reliable 100-V enhancement-mode GaN transistor with integrated gate driver, optimized for high switching frequency applications, including LiDAR, Time-of-Flight (ToF), and power converter. The minimum 1-ns input pulse width makes higher power/current allowable in these applications to improve mapping range and resolution. The extremely small propagation delay of 3.3ns significantly improves the control loop response time and thus overall performance of the power converters. Split output allows the drive strength and switching time to be adjusted through external resistors between OUT+ and OUT-.

The power GaN transistors in CGR1101, have 100-V drain-source blocking voltage and typical $R_{DS(ON)}$ of 7 m Ω .

CGR1101 features undervoltage lockout (UVLO) and over-temperature protection (OTP) to ensure the GaN transistor is not damaged in overload or fault conditions.


CGR1101 is available in a compact 5 x 6 mm DFN package for a minimized parasitic inductance.

Features


- GaN transistors with integrated gate drive
- 100 V continuous voltage rating
- Zero reverse recovery charge
- Typ./Max. $R_{DS(ON)} = 5.5/7\text{m}\Omega$
- 7-A pull-up and 5-A pull-down current
- Programmable turn-on dV/dt
- 5 x 6 mm footprint with large cooling pad
- UVLO and over-temperature protection
- Recommended single 5-V supply voltage

Typical applications

- Automotive LiDAR
- Vehicle Occupant Detection Sensor
- Class-E Wireless Charger
- GaN-Based Synchronous Rectifier
- DC/DC converter
- BLDC driver



Pin configuration and functions



Package Top View

Name	I/O	Description
Drain	P	Drain of GaN transistor.
VDD	P	Gate driver supply voltage. Locally bypass this pin to GND with a ceramic capacitor
VIN	I	PWM signal logic input
OUT+	O	Gate driver turn-on slew-rate set pin (using R_{gon})
OUT-	O	Gate driver turn-on slew-rate set pin (using R_{gon})
GND	G	Gate driver ground. Internally connected to Source of GaN transistor

I = Input, O = Output, P = Power, G = Ground, NC = No Connect

Ordering information

Ordering Code	Package	Marking	Packing
CGR1101	DFN5*6	CGR1101	Reel

Table of Contents

General description.....	1
Features.....	1
Typical applications.....	1
Pin configuration and functions.....	2
Ordering information.....	2
Table of contents.....	3
1 Absolute maximum ratings.....	4
2 Recommended operating conditions.....	4
3 Thermal characteristics.....	4
4 Electrical characteristics.....	5
5 Block diagram.....	6
6 Switching waveforms.....	6
7 Package outlines.....	7
8 Revision history.....	8

1 Absolute maximum ratings

Over operating free-air temperature range (unless otherwise noted). Stresses beyond those listed under *Absolute maximum ratings* may cause permanent damage to the device.

Parameters	Sym.	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Gate driver supply voltage	V_{DD}	0	-	5.75	V	
Input pin voltage	V_{IN}	-0.3	-	6	V	
OUT+, OUT- pin voltage	V_{OUT}	-0.3	-	6	V	
Drain-source voltage	$V_{DS, max}$	-	-	100	V	$V_{GS} = 0\text{ V}$, $I_D = 600\text{ }\mu\text{A}$
Continuous current, drain-source	I_D	-	-	29	A	$T_c = 25\text{ }^\circ\text{C}$
Pulsed current, drain-source ¹	$I_{D, pulse}$	-	-	125	A	$T_c = 25\text{ }^\circ\text{C}$
Operating temperature	T_j	-40	-	150	$^\circ\text{C}$	
Storage temperature	T_{stg}	-55	-	150	$^\circ\text{C}$	

Notes

1. Pulse width = 100 μs .

2 Recommended operating conditions

Parameters	Sym.	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Gate driver supply voltage	V_{DD}	4.75	5	5.25	V	
Input pin voltage	V_{IN}	0	-	V_{DD}	V	
OUT+, OUT- pin voltage	V_{OUT}	-5	-	V_{DD}		
Junction temperature	T_j	-40	-	+125	$^\circ\text{C}$	

3 Thermal characteristics


Parameters	Sym.	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Thermal resistance, junction-case	R_{thJC}	-	-	1.6	$^\circ\text{C/W}$	
Reflow soldering temperature	T_{sold}	-	-	260	$^\circ\text{C}$	MSL3

4 Electrical characteristics


Typical values represent the most likely parametric norm at $T_j = 25^\circ\text{C}$, and are provided for reference purposes only.
Unless otherwise specified, $V_{DD} = 5\text{ V}$

Parameters	Sym.	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
DC Characteristics						
V _{DD} quiescent current	I _{VDD,q}	64	88	128	μA	V _{IN} = 0 V
V _{DD} operating current	I _{VDD,op}	-	5	-	mA	f _{SW} = 1 MHz; V _{DS} = open
Under-voltage Lockout	V _{DD,UVLO}	3.9	4.1	4.2	V	
V _{DD} UVLO hysteresis	V _{DD-HYS}	-	200	-	mV	
Over temperature shutdown threshold	T _{OTP}	-	164	-	°C	
Over temperature hysteresis	V _{OTP-HYS}	-	20	-	°C	
Input DC Characteristics						
Input logic high threshold (rising edge)	V _{IH}	1.6	-	2.5	V	
Input logic low threshold (falling edge)	V _{IL}	1.1	-	1.9	V	
Input logic hysteresis	V _{IHYS}	0.4	-	0.9	V	
Input pin pull-down resistance	R _{IN}	100	180	200	kΩ	To GND
Output DC Characteristics						
Peak source current	I _{OH}	-	7	-	A	
Peak sink current	I _{OL}	-	5	-	A	
Switching Characteristics						
Startup Time, V _{DD} rising above UVLO	T _{start}	40	50	70	us	V _{IN} = V _{DD} , V _{DD} rising above 4.4V to OUT+ rising
Turn-on propagation delay	T _{ON}	2	3.3	4	ns	V _{IN} to OUT+, 220pF load
Turn-off propagation delay	T _{OFF}	2	3.3	4	ns	V _{IN} to OUT-, 220pF load
Rise time	T _R	-	650	-	ps	0Ω series 220pF load
Fall time	T _F	-	650	-	ps	0Ω series 220pF load
Minimum input pulse width	T _{min}	-	1.25	-	ns	0Ω series 220pF load
GaN FET Characteristics						
Drain-source leakage current	I _{DSS}	-	1.5	14	μA	V _{DS} = 80V; V _{IN} = 0; T _j = 25°C
Drain-source on-state resistance	R _{DS(on)}	-	5.5	7	mΩ	V _{IN} = 5V; I _D = 16A; T _j = 25 °C
		-	10	-	mΩ	V _{IN} = 5V; I _D = 16A; T _j = 125 °C
Source-drain reverse voltage	V _{SD}	-	1.4	-	V	V _{IN} = 0 V; I _{SD} = 0.5 A
Reverse recovery charge	Q _{rr}	-	0	-	nC	I _{SD} = 0.5 A; V _{DS} = 50 V
Output capacitance	C _{oss}	-	220	-	pF	V _{IN} = 0V; V _{DS} = 50V; f = 1 MHz
Effective output capacitance, energy related	C _{o(er)}	-	340	-	pF	V _{IN} = 0 V; V _{DS} = 0 to 50 V
Effective output capacitance, time related	C _{o(tr)}	-	500	-	pF	
Output charge	Q _{Oss}	-	25	-	nC	


5 Block diagram



6 Switching waveforms




Inductive-load switching circuit



Propagation delay and rise/fall time definitions

7 Package outlines

Dimensions(mm)			
Symbol	Min.	Nom.	Max.
A	0.8	0.85	0.9
A1	0.00	0.02	0.05
b	0.35	0.40	0.45
c	0.203REF		
D	5.90	6.00	6.10
D1	3.30	3.40	3.50
E	4.90	5.00	5.10
E1	4.10	4.20	4.30
h	0.30	0.35	0.40
L	0.55	0.60	0.65
e	1.270BSC		



8 Revision history

Major changes since the last revision

Revision	Date	Description of changes
1.0	2025-12-3	1.0 version release